IEE PROCEEDINGS

Circuits, Devices and Systems

Vol. 142, 1995

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

IEE Proceedings

Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 142 1995 UK ISSN 1350–2409

HONORARY EDITORS

Dr. P. Groeneveld (*Delft University of Technology*)
Prof. P.H. Saul (*Elettronica (UK) Ltd*)

Pages in issues of *IEE Proc.-Circuits Devices Syst.*, 1995

Pages	Issue No.	Date
1–96	1	February
97–144	2	April
145–208	3	June
209–272	4	August
273–352	5	October
353–416	6	December

This publication is copyright under the Berne Convention and the Universal Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of individual contributions on condition that a full reference to the source is shown.

Single copies may be made for the purpose of research or private study.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $10.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA (1350–2387/95 $10.00). This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Multiple copying of the content of this publication without permission is always illegal.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge. The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 0171 240 1871; telex: 261176 IEELDN G; facsimile: 0171 240 7735.

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1995: The Institution of Electrical Engineers

Secretary of the IEE: J.C. Williams, PhD, FEng, FIEE
Managing Editor: Gill Wheeler
Graphics Manager: Maurice Partridge

Typeset by: Pindar plc, York, United Kingdom
Printed by: Black Bear Press Limited, Cambridge, United Kingdom

Index

IEE Proceedings
Circuits, Devices and Systems
Vol. 142, 1995

Author Index

A

Agathoklis, P. p193
Ahmad, I. p209
Ahmadi, M. p27, p109
Allott, S. p145
Andersson, M. p1
Andreadis, I. p153
Antoniou, A. p41
Aragaki, S. p165
Aragones, X. p307

B

Baechtold, W. p339
Bafleur, M. p357
Bartlett, P.N. p321
Batarseh, I. p200
Bates, R.A. p131
Belcher, R.A. p61
Belmont, M.R. p217
Bergamaschi, C. p339
Bisio, G.M. p97
Blakiewicz, G. p125
Board, K. p205
Bratov, V. p394
Brinson, M.E. p247
Brown, A.D. p83, p293, p379
Brown-Goebeler, K.F. p105
Buck, R.J. p131
Bushehri, E. p369, p394
Butler, I.C. p334

C

Casinovi, G. p399
Celma, S. p353
Chakravarthy, S.K. p30
Chang, Y.-H. p236
Chen, J.-J. p45, p186
Chen, W.-K. p15
Chen, Y. p158
Cheng, C.-H. p364
Chirico, M. p97
Chiu, W. p186
Chou, J.-H. p90
Choudhury, M.A. p113
Claisse, P.R. p105
Curatelli, F. p97

D

Deng, X. p299
Deravi, F. p61
Dhodhi, M.K. p209
Di Zitti, E. p97
Dimopoulos, N.J. p313
Doctor, D.P. p105

E

El-Gamel, H.E. p27
El-Guibaly, F. p41, p193
Elo, P. p74
Evaldsson, P.A. p105
Evans, R. p179

F

Fabre, A. p140
Faulkner, D.J. p247
Fernandez, M. p227
Floyd, G. p179
Fu, S.-L. p90

G

Gardner, J.W. p321
Ghelmansarai, F.A. p135
Givelin, P. p357
Golubovic, S. p413
Greer, N.P.J. p263
Greest, M.C. p345

H

Hanyu, T. p165, p299
Hawksford, M.O. p345
Hermida, R. p227
Heuser, O. p394
Higuchi, T. p165, p387
Houng, M.P. p406
Hribsek, M. p273
Hwang, Y.-S. p37

I

Iliades, P. p153
Ishibashi, Y. p49
Ismaeel, A.A. p209

J

Janke, W. p125
Jankovic p369
Jervis, B.W. p277
Jullien, G.A. p109

K

Kameyama, M. p299
Karafyllidis, Y. p153
Kaski, K. p74
Kawamata, M. p387
Kiely, P.A. p105
Kuivalainen, P. p1
Kung, C.-P. p53
Kuo, H.-C. p282
Kurdahi, F.J. p158

L

Lapoulos, T. p357
Lau, F.C.M. p373
Lee, C.-Y. p69
Lee, J. p90
Lin, C.-S. p53
Liu, S.-I. p37, p45, p186, p223
Lu Yue p263

M

Malamud, I. p394
Martinez, P.A. p353
Matthews, J.J. p217
Mawby, P.A. p205
McCanny, J.V. p179
McLernon, D.C. p120
Mecha, H. p227
Moll, F. p307
Mozos, D. p227

N

Nayar, C.V. p30
Nichols, K.G. p293
Ning, J.H. p254
Nosratinia, A. p109

O

Ojala, P. p74

P

Pammu, S. p173
Patrick, W. p339
Pejovic, M. p413
Pohjonen, H. p1
Pratt, K.F.E. p321
Pritchard, T.I. p334

Q

Quigley, S.F. p173

R

Raczkowycz, J. p145
Ristic, G. p413
Roca, M. p307
Rofail, S.S. p8
Rubio, A. p307

S

Saarinen, J. p74
Senani, R. p208
Seng, Y.K. p8
Septien, J. p227
Sewell, J.I. p263
Shahidul Hassan, M.M. p113
Sheu, H.-T. p236
Shmilovitz, D. p21
Shridhar, M. p109
Singer, S. p21
Siskos, S. p357
Sivakumar, R. p313
Soltis, J.J. p27
Staroselsky, V. p394
Sunder, S. p41

T

Tawfik, A. p193
Taylor, D. p334
Taylor, G.W. p105
Tell, B. p105
Thanailakis, A. p153
Thiede, A. p394
Tirado, J.F. p227
Tournier, E. p357
Towers, M.S. p205
Tsai, W.K. p158
Tsalides, P. p153
Tsao, H.-W. p186
Tsaptsinos, D. p277
Tsuduki, K. p49

V

Vang, T.A. p105

W

Wan, J.-L. p15
Wang, Y.H. p406
Wei, C.-H. p282
Wei, H.C. p406
Wong, S.C. p83, p379
Wood, K. p179
Woods, R.F. p179
Wu, D.-S. p37
Wu, Y.-P. p37
Wynn, H.P. p131

X

Xia, Z. p1

Y

Yang, D.-L. p364
Yang, J.-M. p399
Yang, R.-Y. p69
Yang, X. p387
Yuan, J.S. p254

Z

Zeng, J. p205
Zwolinski, M. p293

Subject Index

AMPLIFIERS

High-swing, high-drive CMOS buffer p109
Insensitive voltage-mode and current-mode filters from transimpedance opamps p140
Load-independent behavioural model for CMOS operational amplifiers p399
Multiphase sinusoidal oscillator using the CFOA pole p37
New approaches to measurement of operational amplifier common-mode rejection ratio in the frequency domain p247
Parasitic-capacitance-insensitive current-mode filters using operational transresistance amplifiers p186
Simple allpass sections with complex poles and zeros p273
Transformation of sinusoidal oscillators using universal active elements p353

ANALOGUE ELECTRONICS

Effects of response quantisation on the accuracy of transient response test results p334
Macromodelling series-resonant convertor circuits p83
Novel analogue CMOS defuzzification circuit p173
Realisation of analogue divider using current feedback amplifiers p45
Square-rooting and vector summation circuits using current conveyors p223

AUDIO EQUIPMENT

Digital optical microphone and digital transducer p135

CIRCUIT CAD

FIDIAS: an integral approach to high-level synthesis p227

CIRCUIT THEORY AND DESIGN

Application of a CMOS current mode approach to on-chip current sensing in smart power circuits p357
Compact $Si_{1-x}Ge_x/Si$ heterojunction bipolar transistor model for device and circuit simulation p1
Efficient design of ladder-based transconductor-capacitor filters and equalisers p263
FIDIAS: an integral approach to high-level synthesis p227
Full-swing high speed CBiCMOS digital circuit for low-voltage applications p8
Generic circuit response interpolation for robust design p131
High-level synthesis of data paths for easy testability p209
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53
Issues in the design of a logic simulator: an improved caching technique for event-queue management p293
Layout driven logic synthesis system p158
Load-independent behavioural model for CMOS operational amplifiers p399
Macromodelling series-resonant convertor circuits p83
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299
Novel technology independent neural network approach on device modelling interface p74
Parallel resonant converter as a circuit simulation primitive p379
Simple allpass sections with complex poles and zeros p273
State-plane approach for the analysis of half-bridge parallel resonant converters p200
Synthesis and RC-active simulation of an LR terminated LC filter p49
Transformer matrix of some transmission lines topologies p21
Unified theory of compatible impedances p15
VLSI architectures for computing X mod m p313

CMOS INTEGRATED CIRCUITS

Analysis and modelling of parasitic substrate coupling in CMOS circuits p307
Application of a CMOS current mode approach to on-chip current sensing in smart power circuits p357
Design and VLSI implementation of a new ASIC for colour measurement p153
High-swing, high-drive CMOS buffer p109
High-throughput data compressor designs using content addressable memory p69
Load-independent behavioural model for CMOS operational amplifiers p399
Novel analogue CMOS defuzzification circuit p173
VLSI architectures for computing X mod m p313

CODES AND DECODING

Multiple-inputs systolic priority queue for fast sequential decoding of convolutional codes p282

COMPUTATIONAL COMPLEXITY

Realisation of morphological operations p364
VLSI architectures for computing X mod m p313

COMPUTER APPLICATIONS

Application of a CMOS current mode approach to on-chip current sensing in smart power circuits p357
Compact $Si_{1-x}Ge_x/Si$ heterojunction bipolar transistor model for device and circuit simulation p1
FIDIAS: an integral approach to high-level synthesis p227
Full-swing high speed CBiCMOS digital circuit for low-voltage applications p8
Generic circuit response interpolation for robust design p131
High-level synthesis of data paths for easy testability p209
Hybrid knowledge-based system/multilayer perceptron approach for the post-assembly tuning of electronic filters p277
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53
Issues in the design of a logic simulator: an improved caching technique for event-queue management p293
Layout driven logic synthesis system p158
Load-independent behavioural model for CMOS operational amplifiers p399
Macromodelling series-resonant convertor circuits p83
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299
Novel technology independent neural network approach on device modelling interface p74
Parallel resonant converter as a circuit simulation primitive p379
VLSI architectures for computing X mod m p313

CYBERNETICS AND ROBOTICS

Design and VLSI implementation of a new ASIC for colour measurement p153
Novel technology independent neural network approach on device modelling interface p74

DIGITAL ARITHMETIC

Programmable high-performance IIR filter chip p179
Systolic implementation of fixed-point state-space digital filter p193
Two's-complement fast serial-parallel multiplier p41
VLSI architectures for computing X mod m p313

DIGITAL ELECTRONICS

Design and analysis of a 0.6 V-operating merged CMOS-bipolar SRAM cell p369
Design and VLSI implementation of a new ASIC for colour measurement p153
Direct interpolation method for reducing the non-linearity and quantisation distortion of analogue-to-digital convertors p61
Efficient technique for partitioning and programming linear algebra algorithms on concurrent VLSI architectures p97
Embedded ADC characterisation techniques p145
FIDIAS: an integral approach to high-level synthesis p227
Full-swing high speed CBiCMOS digital circuit for low-voltage applications p8
Functionally separated, multiple-valued content-addressable memory and its applications p165
High-level synthesis of data paths for easy testability p209
High-throughput data compressor designs using content addressable memory p69
Issues in the design of a logic simulator: an improved caching technique for event-queue management p293
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299

DIGITAL FILTERS

Approximations of IIR periodically time-varying digital filters p387
Order reduction technique using the Chebyshev polynomial and its application in digital filter design p27
Programmable high-performance IIR filter chip p179
Realisation of morphological operations p364
Semi-analytical recursive algorithms for convolution calculations p125
Systolic implementation of fixed-point state-space digital filter p193
Time-varying two-dimensional state-space structures p120

ELECTROMAGNETIC THEORY

Distortion analysis of nonlinear systems with memory using maximum-length sequences p345

EPITAXIAL GROWTH

Investigation of GaAs homojunction bipolar transistor with delta doping emitter structure p406

EXPERT SYSTEMS

Hybrid knowledge-based system/multilayer perceptron approach for the post-assembly tuning of electronic filters p277

FILTERS AND FILTERING

Efficient design of ladder-based transconductor-capacitor filters and equalisers p263
Generalised frequency response as applied to circuits with time varying elements p217
Hybrid knowledge-based system/multilayer perceptron approach for the post-assembly tuning of electronic filters p277
Insensitive voltage-mode and current-mode filters from transimpedance opamps p140
Parasitic-capacitance-insensitive current-mode filters using operational transresistance amplifiers p186
Simple allpass sections with complex poles and zeros p273
Square-rooting and vector summation circuits using current conveyors p223
Synthesis and RC-active simulation of an LR terminated LC filter p49
Transformation of sinusoidal oscillators using universal active elements p353
Unified theory of compatible impedances p15
Universal linear voltage-controlled-impedance configuration p208

INFORMATION THEORY

Realisation of morphological operations p364
Semi-analytical recursive algorithms for convolution calculations p125

INSTRUMENTATION AND MEASUREMENT

Modelling of gas-sensitive conducting polymer devices p321

INSULATED GATE FIELD EFFECT TRANSISTORS

Application of a CMOS current mode approach to on-chip current sensing in smart power circuits p357
Temperature-induced rebound in Al-gate NMOS transistors p413

INTEGRATED CIRCUITS

Analysis and modelling of parasitic substrate coupling in CMOS circuits p307
Design and analysis of a 0.6 V-operating merged CMOS-bipolar SRAM cell p369
Effects of response quantisation on the accuracy of transient response test results p334
FIDIAS: an integral approach to high-level synthesis p227
Full-swing high speed CBiCMOS digital circuit for low-voltage applications p8
Functionally separated, multiple-valued content-addressable memory and its applications p165
High-level synthesis of data paths for easy testability p209
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53
Layout driven logic synthesis system p158
Load-independent behavioural model for CMOS operational amplifiers p399
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299
Optimisation of high-performance gates in AlGaAs/GaAs quantum-well technology p394
Parasitic-capacitance-insensitive current-mode filters using operational transresistance amplifiers p186

INTERFERENCE SUPPRESSION

Distortion analysis of nonlinear systems with memory using maximum-length sequences p345

LINEAR NETWORK ANALYSIS

Transformer matrix of some transmission lines topologies p21
Waveform relaxation analysis of lossy coupled transmission line sets in cascade p373

LOGIC AND SWITCHING CIRCUITS

AC characterisation of the p inverted buried channel heterostructure FET and its suitability for complementary electronics p105
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53
Layout driven logic synthesis system p158
Multiple-inputs systolic priority queue for fast sequential decoding of convolutional codes p282
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299
New approach for the ordering of gate permutation in one-dimensional logic arrays p90
Optimisation of high-performance gates in AlGaAs/GaAs quantum-well technology p394
Two's-complement fast serial-parallel multiplier p41
VLSI architectures for computing X mod m p313

LOGIC DESIGN

FIDIAS: an integral approach to high-level synthesis p227
High-level synthesis of data paths for easy testability p209
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53
Issues in the design of a logic simulator: an improved caching technique for event-queue management p293
Layout driven logic synthesis system p158
Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299
New approach for the ordering of gate permutation in one-dimensional logic arrays p90
VLSI architectures for computing X mod m p313

MATERIALS AND MATERIALS TESTING

Modelling of gas-sensitive conducting polymer devices p321

MATHEMATICAL TECHNIQUES

Generic circuit response interpolation for robust design p131
High-level synthesis of data paths for easy testability p209
Layout driven logic synthesis system p158
New approach for the ordering of gate permutation in one-dimensional logic arrays p90
Novel analogue CMOS defuzzification circuit p173
Parallel resonant converter as a circuit simulation primitive p379
Transformer matrix of some transmission lines topologies p21
Unified theory of compatible impedances p15

MEASUREMENT OF SPECIFIC VARIABLES

Distortion analysis of nonlinear systems with memory using maximum-length sequences p345
Modelling of gas-sensitive conducting polymer devices p321

MICROWAVE CIRCUITS

Determination of the RF-noise source parameters in AlInAs/GaInAs-HEMT heterostructures based on measured noise temperature dependence against electric field p339

MULTIPROCESSOR SYSTEMS

Efficient technique for partitioning and programming linear algebra algorithms on concurrent VLSI architectures p97

NETWORK ANALYSIS

Approximations of IIR periodically time-varying digital filters p387
Generalised frequency response as applied to circuits with time varying elements p217
Time-varying two-dimensional state-space structures p120

NEURAL NETS

Functionally separated, multiple-valued content-addressable memory and its applications p165
Hybrid knowledge-based system/multilayer perceptron approach for the post-assembly tuning of electronic filters p277
Novel technology independent neural network approach on device modelling interface p74

NONLINEAR NETWORK ANALYSIS

Multiphase sinusoidal oscillator using the CFOA pole p37
Unified relaxation-pseudocircuit approach for analogue-digital fault diagnosis p236

NUMERICAL ANALYSIS

Approximations of IIR periodically time-varying digital filters p387
Direct interpolation method for reducing the non-linearity and quantisation distortion of analogue-to-digital convertors p61
Efficient technique for partitioning and programming linear algebra algorithms on concurrent VLSI architectures p97
Ferroresonant oscillations in capacitor voltage transformers p30
Generic circuit response interpolation for robust design p131
Load-independent behavioural model for CMOS operational amplifiers p399
Order reduction technique using the Chebyshev polynomial and its application in digital filter design p27
Synthesis and RC-active simulation of an LR terminated LC filter p49
Unified relaxation-pseudocircuit approach for analogue-digital fault diagnosis p236
Waveform relaxation analysis of lossy coupled transmission line sets in cascade p373

OPTICAL IMAGE PROCESSING

Design and VLSI implementation of a new ASIC for colour measurement p153

OPTICAL MATERIALS AND DEVICES

Digital optical microphone and digital transducer p135

PARALLEL PROCESSING

Design and VLSI implementation of a new ASIC for colour measurement p153
Efficient technique for partitioning and programming linear algebra algorithms on concurrent VLSI architectures p97
Multiple-inputs systolic priority queue for fast sequential decoding of convolutional codes p282
Programmable high-performance IIR filter chip p179
Systolic implementation of fixed-point state-space digital filter p193

POWER ELECTRONICS

Application of a CMOS current mode approach to on-chip current sensing in smart power circuits p357
Parallel resonant converter as a circuit simulation primitive p379
State-plane approach for the analysis of half-bridge parallel resonant converters p200

PRODUCTION ENGINEERING

Effects of response quantisation on the accuracy of transient response test results p334
Embedded ADC characterisation techniques p145
HyHOPE: fast fault simulator with efficient simulation of hypertrophic faults p53

PROGRAMMING THEORY

Realisation of morphological operations p364
VLSI architectures for computing X mod m p313

SEMICONDUCTOR DEVICE MODELLING

Analysis of abrupt and linearly graded heterojunction bipolar transistors with or without a setback layer p254
Compact $Si_{1-x}Ge_x/Si$ heterojunction bipolar transistor model for device and circuit simulation p1
Determination of the RF-noise source parameters in AlInAs/GaInAs-HEMT heterostructures based on measured noise temperature dependence against electric field p339
Effect of carrier lifetimes on forward characteristics of MOS-controlled thyristors p205
Novel technology independent neural network approach on device modelling interface p74

SEMICONDUCTOR DEVICES AND MATERIALS

AC characterisation of the p inverted buried channel heterostructure FET and its suitability for complementary electronics p105
Analysis of abrupt and linearly graded heterojunction bipolar transistors with or without a setback layer p254
Compact $Si_{1-x}Ge_x/Si$ heterojunction bipolar transistor model for device and circuit simulation p1
Determination of the RF-noise source parameters in AlInAs/GaInAs-HEMT heterostructures based on measured noise temperature dependence against electric field p339
Effect of carrier lifetimes on forward characteristics of MOS-controlled thyristors p205
Investigation of GaAs homojunction bipolar transistor with delta doping emitter structure p406

New formulation of the collector current and current gain relations for design purposes of power transistor switches p113
Optimisation of high-performance gates in AlGaAs/GaAs quantum-well technology p394
Temperature-induced rebound in Al-gate NMOS transistors p413

SIGNAL GENERATORS

Multiphase sinusoidal oscillator using the CFOA pole p37
Transformation of sinusoidal oscillators using universal active elements p353

SIGNAL PROCESSING

Direct interpolation method for reducing the non-linearity and quantisation distortion of analogue-to-digital convertors p61
Distortion analysis of nonlinear systems with memory using maximum-length sequences p345
High-throughput data compressor designs using content addressable memory p69
Multiple-inputs systolic priority queue for fast sequential decoding of convolutional codes p282
Order reduction technique using the Chebyshev polynomial and its application in digital filter design p27
Realisation of morphological operations p364
Semi-analytical recursive algorithms for convolution calculations p125

SONICS AND ULTRASONICS

Digital optical microphone and digital transducer p135

SWITCHING THEORY

Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation p299

TRANSFORMERS

Ferroresonant oscillations in capacitor voltage transformers p30
Transformer matrix of some transmission lines topologies p21

TRANSMISSION LINE THEORY

Transformer matrix of some transmission lines topologies p21
Waveform relaxation analysis of lossy coupled transmission line sets in p373